


**LAYER 1 : TOP**  
**LAYER 2 : SGND**  
**LAYER 3 : IN1(High)**  
**LAYER 4 : IN2(Low)**  
**LAYER 5 : SVCC**  
**LAYER 6 : BOT**





+3V [4,10,11,12,13,14,15,16,17,18,19,20,21,25,26,27,28,29,30,31,32,33,39,43,44,47]  
+1.0V [4,6,16,33,39]  
+VCCSTPLL [4,5,6,9,38,39]

## HDMI

[27] IN\_D2# IN\_D2# E55  
[27] IN\_D2 IN\_D2 F55  
[27] IN\_D1# IN\_D1# F58  
[27] IN\_D1 IN\_D1 F58  
[27] IN\_D0# IN\_D0# G53  
[27] IN\_D0 IN\_D0 F56  
[27] IN\_CLK# IN\_CLK# G56  
[27] IN\_CLK IN\_CLK G56

C50 DD12\_TXN[0] DDI  
C52 DD12\_TXP[0] DDI  
C52 DD12\_TXN[1] DDI  
C52 DD12\_TXP[1] DDI  
C52 DD12\_TXN[2] DDI  
C52 DD12\_TXP[2] DDI  
C52 DD12\_TXN[3] DDI  
C52 DD12\_TXP[3] DDI


[27] SDVO\_CLK SDVO\_CLK L13  
[27] SDVO\_DATA SDVO\_DATA L12

TP2 DDPC\_CTRLDATA

TP3 DDPC\_CTRLDATA



+VCCIO R3 24.9/F 4 EDP\_RCOMP E52

eDP\_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms



need surport to UHD 3840x2160

Reserve EDP\_HPD opposites circuit!



Close to EC

PM\_THRMTRIP# R5 1K\_4 +VCCSTPLL  
Processor pull-up (CPU)  
TO BE REPLACED WITH 1K OHMS FOR SKL  
470 OHM IS FOR I/P

PLACE NEAR CPU

XDP\_TMS\_CPU R17 51.4 +1.0V  
XDP\_TDI\_CPU R19 51.4  
XDP\_TDO\_CPU R20 51.4

H\_PROCHOT# R21 1K\_4 +1.0V  
XDP\_TCK0 R22 51.4  
XDP\_TRST#\_CPU R23 51.4





Need apply PN



\*SKL\_ULT

2 OF 20


SKL\_ULT?

Need apply PN





\*SKL\_UL


3 OF 20








## PCH Pull-high/low(CLG)




## For DS3 Sequence






## PLTRST#(CLG)


Check Rise/Fall time less than 100ns




## System PWR\_OK(CLG)









**CLOSE TO CPU  
PLACE THE PU RESISTORS**



**PLACE THE PU RESISTORS  
CLOSE TO VR  
PULL UP IS IN THE VR MODULE**



**CLOSE TO CPU  
PLACE THE PU RESISTORS**




Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTX</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed



+VCCSTPLL [2,4,5,9,38,39]  
 +VCCSA [39,41]  
 +1.2VSUS [3,17,18,36,38,46]  
 +1.0V\_DEEP\_SUS [9,13,15,16,37,38]  
 +1.0V [2,4,16,33,38]  
 +3VPCU [13,30,32,33,34,35,42,47]


Need apply PN



## IO Thrm Protect


For CPU USE

For 75 degree, 1.2v limit, (HW)



For PIPE USE

For 75 degree, 1.2v limit, (HW)



Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTx</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CC_EOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed




**PROJECT : G34A**  
 Quanta Computer Inc.

Size Custom	Document Number <b>06 - SKYPAKE 7/20 (POWER-2)</b>	Rev 1A
Date: Tuesday, January 05, 2016	Sheet 6 of 47	






+VCCGT [39,40]  
+VCC\_CORE [5,41]  
+1.2VSUS [3,6,17,18,36,38,46]




Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTX</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed










**Processor Strapping** The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	CFG3 R83 1K 4
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	CFG4 R84 1K 4






Vender	Size	P/N
ECM	8MB	AKE3EZNO0Q1 (EN25QH64-104HIP)
Winbond	8MR	AKE3EFPN07 (W25Q64FVSSIQ)
GigaDevice	5M5	AKE3EGN0Q1 (GD25B64BSIGR)
Socket		DFHS08FS023




TP17	PCH SPI CS0# R
TP18	PCH SPI1 CLK R
TP19	PCH SPI1 SI R
TP20	PCH SPI1 SO R
TP21	BIOS WP#
TP22	HOLD#

### PCH SPI ROM(CLG)




1005 Change P/N to DFHS08FS023(Socket)






# Functional Strap Definitions


**DESIGN NOTE:**  
WEAK PULL UP RESISTOR PRESENT ON THIS NET




**TOP SWAP OVERRIDE**  
HIGH - TOP SWAP ENABLE  
LOW-DISABLED  
HIGH: LPC SELECTED FOR SYSTEM FLASH  
WEAK INTERNAL PD




**No Boot:**  
The signal has a weak internal pull-down.  
0 = Enable security measures defined in the Flash Descriptor.  
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.




**No Boot:**  
The signal has a weak internal pull-down.  
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).  
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.



**No Boot:**  
The signal has a weak internal pull-down.  
0 = Disable No Reboot mode.  
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.



**No Boot:**  
The signal has a weak internal pull-down.  
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.  
Bit 10      Boot BIOS Destination  
0            SPI  
1            LPC



**No Boot:**  
The signal has a weak internal pull-down.  
0 = LPC is selected for EC.  
1 = eSPI is selected for EC.





? 8 OF 20

## USB3.0 Port Mapping Table

```
1005 Change Name from DEVSLP2 to DEVSLP0
DEVSLP0 and GC6_FB_EN SWAP
1005 GPIO35 and ACC_LED# SWAP
```


USB2.0	Function
PORT-1	Cobime USB3.0 MB-1
PORT-2	Cobime USB3.0 Small Board
PORT-3	Camera
PORT-4	NC
PORT-5	IR CAM
PORT-6	Cobime USB3.0 Small Board
PORT-7	WLAN
PORT-8	Touch Screen
PORT-9	NC
PORT-10	NC





**PROJECT : G34A**  
Quanta Computer Inc.

Size Custom	Document Number <b>12 -- SKYPAKE 16/20 (PCIE/USB)</b>	Rev 1A
Date: Tuesday, January 05, 2016		Sheet 12 of 47






RTC Power trace width 20mils.







+3V3\_DEEP\_SUS

[26] ACZ\_SYNC\_AUDIO

[26] ACZ\_RST#\_AUDIO

[26] ACZ\_SDOUT\_AUDIO

[26] BIT\_CLK\_AUDIO

R160 1K 4 ACZ\_SYNC


R161 33 4 ACZ\_SYNC

R162 33 4 ACZ\_RST#

R165 33 4 ACZ\_SDOUT


R168 33 4 ACZ\_BCLK

C183 15V/50V 4




Skylake U	BOARD_ID[8:7]	BOARD_ID[6:5]	Board ID [4:3]	BOARD_ID[2:1]	BOARD_ID0
Model	ID8 ID7	ID6 ID5	ID4 ID3	ID2 ID1	ID0
Definition	Reserve (Default = 00)	Reserve (Default = 00)	Reserve (Default = 00)	00 14" 01 15" 10 Reserve 11 Reserve	0 : UMA 1 : DIS











**PROJECT : G34A**  
Quanta Computer Inc.

Size	Document Number	Rev
	16 -- HSW XDP & APS	1A
Date: Tuesday, January 05, 2016	Sheet 16 of 47	
















# **PEX\_IOVDD + PEX\_IOVDDQ = 1.042A**

# **PEX\_PLL\_HVDD + PEX\_SVDD\_3V3 = 143mA**









if stuff Da,Db,Ra,Rb, do not stuff Ua,Ub,Ca,Cb,Rc,Rd
















**VID\_PLLVDD = 41mA**








Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111




GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor
1	OUT	MEM_VDD_CTL	Memory VDD VID
2	OUT	LCD_BL_PWM	Panel Backlight PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	Reserved	--
6	OUT	FB_CLAMP_TGL_REQ	Active low FB Clamp toggle request
7	OUT	3D_VISION	3D VISION LEFT/RIGHT signal
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM_VREF_CTL	MEMORY VREF CONTROL
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding





Rank0





HYU 256Mx16, H5TC4G63CFR-N0C QBC PN : AKD5PZDTW02---TOP B/S PN : AKD5PZDTW01  
MIC 256Mx16, MT41J256M16LY-091G-N QBC PN : AKD59GSTL00---TOP B/S PN : AKD59GSTL01  
SAM 256Mx16, K4W4G1646E-BC1A QBC PN : AKD5PGDT501---TOP B/S PN : AKD5PGDT500







HYU 256Mx16, H5TC4G63CFR-N0C QBC PN : AKD5PZDTW02---TOP B/S PN : AKD5PZDTW01  
MIC 256Mx16, MT41J256M16LY-091G:N QBC PN : AKD59GSTL00---TOP B/S PN : AKD59GSTL01  
SAM 256Mx16, K4W4G1646E-BC1A QBC PN : AKD5PGDT501---TOP B/S PN : AKD5PGDT500




stuff R1124 for  
Hynix 8Gb DDP VRAM




Size Custom	Document Number <b>DDR3L - RANK0</b>	Rev 1.
-------------	---	-----------




LID Switch




Touch screen



eDP Conn.



[2,4,10,11,12,13,14,15,16,17,18,19,20,21,26,27,28,29,30,31,32,33,39,43,44,47]  
[6,13,30,32,33,34,35,42,47]  
[26,27,30,32,43]  
[30,32,34,35,36,37,39,40,41,42,44,45,47]








**PROJECT : G34A**  
**Quanta Computer Inc.**


Size	Document Number	Rev
Custom	LCD CONN/LID/CAM	2A

Date: Tuesday, January 05, 2016 Sheet 25 of 47







Analog







+5V\_AVDD &gt;40mils trace











Speaker 4 ohm: 40mils


Speaker 4 ohm: 40mils








Head Phone out












## USB 2.0/3.0 Combo




## UART for DEBUG




## Card Reader Connector



## Holes




## USB/Phone Jack Connector








## KEYBOARD Con.




## KEYBOARD PULL-UP




## Touch Pad Connector




***KB LIGHT CONN***




## Power Botton Connector



**FAN CONN**




## IR CAM







## TPM (2.0)



## Accelerometer Sensor



## SSD




**PROJECT : G34A**  
Quanta Computer Inc.


Size Custom	Document Number <b>&lt;Doc&gt;</b>	Rev 1A
Date: Tuesday, January 05, 2016		Sheet 31 of 47




**Mini Card  
WLAN/BT(Optional)**





### Support Wake Function(Reserve)




**For EMI Suggestion**




1020 del EC\_PCIE\_WAKE# circuit




## SATA ODD





```
High : ODD power down
Low  : ODD power on
```




**HDD**















+VIN [25,30,32,34,36,37,39,40,41,42,44,45,47]  
 +3VS5 [4,10,15,16,25,32,33,36,37,38,42,43,46,47]  
 +5VS5 [4,25,26,29,36,37,38,39,40,41,43,44,45,46]  
 +3VPCU [6,13,30,32,33,34,42,47]  
 +5VPCU [26,34,43,46]

Do Not add test pad on VCC &amp; LDO pin



2014/12/12 updated

Do Not add test pad on VCC &amp; LDO pin



USB Charge Support	Ra	Rb
VINE (No support)	Stuff	NA
ENVY (Support)	NA	Stuff


Do Not add test pad on VCC &amp; LDO pin

+3.3 Volt +/- 5%  
 TDC:8A  
 EDP:9A


+5 Volt +/- 5%  
 TDC:8A  
 EDP:9A



+VIN [25,30,32,34,35,37,39,40,41,42,44,45,47]  
 +5VS5 [4,25,26,29,35,37,38,39,40,41,43,44,45,46]  
 +1.2VSUS [3,6,17,18,38,46]  
 DDR\_VTT [17,18]





20151015 updated





+VIN [25,30,32,34,35,36,39,40,41,42,44,45,47]  
 +3VS5 [4,10,15,16,25,32,33,35,36,38,42,43,46,47]  
 +5VS5 [4,25,26,29,35,36,38,39,40,41,43,44,45,46]  
 +1.0V\_DEEP\_SUS [9,13,15,16,38]  
 +1.8V\_DEEP\_SUS [5,9,15,47]  
 +1.8V [26]





+1.0V [2,4,6,16,33]  
 +3VS5 [4,10,15,16,25,32,33,35,36,37,42,43,46,47]  
 +5VS5 [4,25,26,29,35,36,37,39,40,41,43,44,45,46]  
 +VCCIO [2,6,16]  
 +1.2VSUS [3,6,17,18,36,46]  
 +VCCSTPLL [2,4,5,6,9,39]  
 +1.0V\_DEEP\_SUS [9,13,15,16,37]  
 +1.2V\_VCCPLL\_OC [6]  
 MAINON [33,36,37,43]


### Volume Segment

Vcc\_ST: 0.12A

Vcc\_PLL: 0.12A

<= 10ms, full load ready  
 (Vcc\_ST+Vcc\_PLL)

I<sub>max</sub>:0.24A




### Volume Segment

Vcc\_STG: 0.04A



Vcc\_IO: 3.4A

<= 10ms full load ready

I<sub>max</sub>:0.04A



I<sub>max</sub>:3.4A



<= 240us, full load ready


TDC:0.26A



**PROJECT : G34A**  
Quanta Computer Inc.


Size	Document Number	Rev
Custom	+1.0V/+VCCSTPLL	1A
Date: Tuesday, January 05, 2016	Sheet 38	of 47









+5V [25,26,27,30,32,43]  
 +VIN [25,30,32,34,35,36,37,39,41,42,44,45,47]  
 +5VPCU [26,34,35,43,46]  
 +VCCGT [7,39]



For U23e --> Add These Components








**H/W side output CAP list**



47U/6.3V_0805	X 9
22U/6.3V_0805	X 1
22U/6.3V_0603	X 13
10U/6.3V_0603	X 1
10U/6.3V_0402	X 15
1U/6.3V_0402	X 15

VCCSA





+VIN [25,30,32,34,35,36,37,39,40,41,44,45,47]  
 +3VPCU [6,13,30,32,33,34,35,47]  
 +VCC\_EOPIO [5]  
 +VCC\_EDRAM [5]



VCC\_EDRAM

LP#	C1	C0	Vout
0	X	X	0
1	0	0	0.8
1	0	1	0.95
1	1	0	1.0
1	1	1	1.05


MODE

	VR rail	Resistor
M1	VCCIO	0
M2	PRIMCORE	Float
M3	EDRAM/EOPIO	100K
M4	other	150K























20160105 updated

